INTRODUCTION
The Fermilab Booster is a 200 MeV to 8 GeV Proton accelerator. The machine has a 75 meter radius and a guide field that closely matches a 15 Ee biased sine wave.
With harmonic number 84, the rf frequency sweeps from 30.2 to 52.8 MHz at a maximum of 2.9
GHz/sec. The low level rf system is described in [ l ]
with some of the more recent work in [2] . The system uses a voltage controlled oscillator, or VCO, phase locked to the beam bunches to generate the rf drive signal for the accelerating cavities. This phase lock l o o p is limited to a closed loop bandwidth of 50 KAz due to cable delay and the finite bandwidth of the accelerating cavities, [3] .
The VCO currently being used is described in [4] and is constructed with an ECL oscillator chip tuned with a varactor diode, or voltage controlled capacitor. It has some temperature drift due to the diode voltage drop, and generates a second harmonic which is 20 db below the fundamental. The frequency program is generated with two 12 bit A/D converters arranged in an amplitude-slope configuration and updated at 25 KEA, [5] .
The requirements for an improved VCO for the Booster are described below.
First Most of the unwanted frequency components can be filtered out, however, nonlinearities will cause some of the energy to be folded into the frequency range of interest. The amplitude of these spurious frequencies, for a good DAC, are typically the order of digitizing errors or 2-N times smaller than the fundamental. For the particular NCO in question they are measured to be less than -43 dbc.
There is some concern about exciting synchrotron oscillations with these spurious lines when the frequency coincides with one of the family of synchrotron lines. However, since the spurious lines sweep at different rates with respect to the fundamental the average energy given to any one synchrotron line should be much less than the -43 dbc numbcr. In addition cxperimcnt has shown that, f o r the Booster, 10% modulation is required to excite the beam in a significantly short period of time.
DIGITAL FUNCTION GENERATOR
The design of a fast-cycling digital function generator has been a critical element in the realization of an improved Booster low level rf system. The generator, implemented as a one-wide CAMAC module, provides 128K x 16 bits of on-board, battery-backed, static RAM.
For
the Booster application, this memory is organized as a single 32 bit output function of up t o 65K words in length with the output word updating at a 1 Mllz rate.
The widely implemented 10 MIlz Tevatrun Clock, [ 6 ] , is directly interfaced on the module. This clock, with its frequency servoed to the periodicity of the Booster, provides the update interval for the function record.
Encoded clock events provide accurately referenced start times for the programmed function. Output words, with an update pulse, are generated in direct synchronization with the applied clock. The first point of the function table is avajlable 1.9 usec ( 2 50 nsec) after recognition of a starting clock event. The end of function is realized by either the overflow of the program address or by recognition of a unique stop code in the output data.
to the memory while the module is actively providing a digital program. This is accomplished by a three-fold division of the 1 usec update interval. The first and second sub-intervals are dedicated to reading from memory the upper and lower 16 bit words of the 32 bit output. These words are loaded into internal holding registers.
During the third sub-interval, CAMAC operations are processed.
Also during this last interval, the contents of the holding registers are synchronously transferred to the output register for clocking to the external digital summation circuits. 
1 2.9GHs*lusec 2 2*IMHz A more rigoiirous approach using the fourier transform of the digitizing error would reveal sidebands at multiples of 1 MHz, however, the amplitudes of the first few are not significantly different from the above. These amplitudes should be compared to the measured -43 dbc worst case sideband amplitude of the NCO. Note that the frequencies will be multiples of 1
MHz from the fundamental compared to 25 KHz in the old system. The 1 MHz rate of the 12 bit ADC is faster than the 50 KHz bandwidth of the Booster frequency loop. However, the ADC will introduce an additional 1 usec delay which will reduce the stable bandwidth slightly.
IN TEE FUTURE
The existence of the highly accurate frequency program in digital form, at tie input to the NCU, can make improved diagnostic equipment possible. As an example, a digital signal processing chip could generate a program for a second NCO which tracks any rotation harmonic.
This would allow real time measurements of the amplitudes of the coupled bunch instabilities.
Two NCO's could be programmed in quadrature allowing much simplified circuitry to control the rf accelerating phase.
In addition, a digital VCO opens the door for the use of DSP chips for the rest of the low level system. This would allow optimizing the loop bandwidths as a function of energy, passing through transition in more graceful ways, improving the capture of beam into bunches, and improved methods of phase locking accelerators. All of these functions could be cast in software making it possible to drastically change accelerating modes on a cycle by cycle basis. A s these systems become cheaper to reproduce, it would be practical to have one at each rf cavity making it possible to increase the bandwidth of the frequency loop and possibly damp some of the higher order synchrot,ron oscillations or instabilities.
